My question is : in the last indexed instruction , will it not be this way :
1 Memory Access + 1 Arithmetic computation + 1 Memory access = 2 + 3 + 2 = 7 clock cycles ?
for operand fetching (i.e. instruction is present in IR) in indexed mode Effective address= [BaseRegister]+ [Index Register]
and then data =[Effective Address]
therefore 1 reg reference + 1 arithmetic operation + 1 Memory reference i.e. 1+3+2
64.3k questions
77.9k answers
244k comments
80.0k users