Login
Register
@
Dark Mode
Profile
Edit my Profile
Messages
My favorites
Register
Activity
Q&A
Questions
Unanswered
Tags
Subjects
Users
Ask
Previous Years
Blogs
New Blog
Exams
Dark Mode
#Self doubt COA
Çșȇ ʛấẗẻ
asked
in
CO and Architecture
Feb 16
307
views
0
votes
0
votes
computer
co-and-architecture
Çșȇ ʛấẗẻ
asked
in
CO and Architecture
Feb 16
by
Çșȇ ʛấẗẻ
307
views
answer
comment
Follow
share this
share
0 Comments
Please
log in
or
register
to add a comment.
Please
log in
or
register
to answer this question.
0
Answers
← Previous
Next →
← Previous in category
Next in category →
Related questions
0
votes
0
votes
2
answers
1
LavTheRawkstar
asked
in
CO and Architecture
Nov 4, 2016
2,348
views
COA NUmerical Gate Application
LavTheRawkstar
asked
in
CO and Architecture
Nov 4, 2016
by
LavTheRawkstar
2.3k
views
co-and-architecture
computer
–1
vote
–1
vote
1
answer
2
LavTheRawkstar
asked
in
CO and Architecture
Nov 4, 2016
9,888
views
Gate Application COA Morris Mano [ Numerical on Addressing Modes]
An instruction is stored at location 300 with its address fields at location 301. The address field has the value 400. A processor register RI contain the number 200. Evaluate the effective address if the addressing mode of the ... Direct (b) Immediate (c) Relative (d) Register Indirect (e) Index with RI as the Index register.
LavTheRawkstar
asked
in
CO and Architecture
Nov 4, 2016
by
LavTheRawkstar
9.9k
views
co-and-architecture
digital-logic
memory-interfacing
computer
1
vote
1
vote
1
answer
3
LavTheRawkstar
asked
in
CO and Architecture
Nov 3, 2016
4,391
views
Morris MAno[COA]
Design a digital circuit that perform four logic operations of exclusive-OR, exclusive-NOR, NOR and NAND. Use two selection variables. Show logic diagram of one typical stage?
LavTheRawkstar
asked
in
CO and Architecture
Nov 3, 2016
by
LavTheRawkstar
4.4k
views
co-and-architecture
computer
digital-logic
0
votes
0
votes
1
answer
4
LavTheRawkstar
asked
in
CO and Architecture
Nov 3, 2016
7,621
views
Morris Mano [COA]
Design an arithmetic circuit with one selection variable S and two n-bit data inputs A and B. The circuit generates the following four arithmetic operations in conjunction with the input carry Cin. Draw the logic diagram for the first two stages. S Cin = 0 Cin = 1 0 D= A+B (add) D= A+1 (increment) 1 D= A-1 (decrement) D= A+B′+1 (subtract)
LavTheRawkstar
asked
in
CO and Architecture
Nov 3, 2016
by
LavTheRawkstar
7.6k
views
co-and-architecture
computer
digital-logic
Subscribe to GATE CSE 2024 Test Series
Subscribe to GO Classes for GATE CSE 2024
Quick search syntax
tags
tag:apple
author
user:martin
title
title:apple
content
content:apple
exclude
-tag:apple
force match
+apple
views
views:100
score
score:10
answers
answers:2
is accepted
isaccepted:true
is closed
isclosed:true
Recent Posts
Post GATE 2024 Guidance [Counseling tips and resources]
GATE CSE 2024 Result Responses
[Project Contest] Pytorch backend support for MLCommons Cpp Inference implementation
Participating in MLCommons Inference v4.0 submission (deadline is February 23 12pm IST)
IIITH PGEE 2024 Test Series by GO Classes
Subjects
All categories
General Aptitude
(3.5k)
Engineering Mathematics
(10.4k)
Digital Logic
(3.6k)
Programming and DS
(6.2k)
Algorithms
(4.8k)
Theory of Computation
(6.9k)
Compiler Design
(2.5k)
Operating System
(5.2k)
Databases
(4.8k)
CO and Architecture
(4.0k)
Computer Networks
(4.9k)
Artificial Intelligence
(79)
Machine Learning
(48)
Data Mining and Warehousing
(25)
Non GATE
(1.4k)
Others
(2.7k)
Admissions
(684)
Exam Queries
(1.6k)
Tier 1 Placement Questions
(17)
Job Queries
(80)
Projects
(11)
Unknown Category
(870)
64.3k
questions
77.9k
answers
244k
comments
80.0k
users
Recent Blog Comments
category ?
Hi @Arjun sir, I have obtained a score of 591 in ...
download here
Can you please tell about IIT-H mtech CSE self...
Please add your admission queries here:...
Twitter
WhatsApp
Facebook
Reddit
LinkedIn
Email
Link Copied!
Copy