Login
Register
@
Dark Mode
Profile
Edit my Profile
Messages
My favorites
Register
Activity
Q&A
Questions
Unanswered
Tags
Subjects
Users
Ask
Previous Years
Blogs
New Blog
Exams
Dark Mode
5 stage pipelined cpu has the following sequence of stages IF,RD,EX,MAA,WB
[closed]
shabazhasan
asked
in
CO and Architecture
Jun 23, 2016
closed
Jun 23, 2016
by
LeenSharma
302
views
0
votes
0
votes
closed with the note:
incomplete question
shabazhasan
asked
in
CO and Architecture
Jun 23, 2016
closed
Jun 23, 2016
by
LeenSharma
by
shabazhasan
302
views
comment
Follow
share this
share
0 Comments
Please
log in
or
register
to add a comment.
0
Answers
← Previous
Next →
← Previous in category
Next in category →
Related questions
0
votes
0
votes
1
answer
1
kathan Mistry
asked
in
CO and Architecture
Aug 9, 2022
572
views
In a pipelined architecture Static branch prediction is used with branch taken assumption. Assume that 30% of the instructions executed for a program are branch instructions. Each stage has 2 nsec delay. Average Execution time(in nsec) if 80 % of the instructions are taken?
kathan Mistry
asked
in
CO and Architecture
Aug 9, 2022
by
kathan Mistry
572
views
co-and-architecture
pipelining
1
vote
1
vote
1
answer
2
Vinay Yadav
asked
in
CO and Architecture
Dec 2, 2015
2,657
views
An instruction pipeline has five stages where each stage takes 2 nano seconds..
An instruction pipeline has five stages where each stage takes 2 nano seconds and all instructions uses all 5 stages .There are 20% instructions. Branch instruction are not overlapped, i.e., the instruction after the branch is not fetched ... second. (B) 3.6 milli second. (C) 2.96 nano second. (D) 3.34 nano second.
Vinay Yadav
asked
in
CO and Architecture
Dec 2, 2015
by
Vinay Yadav
2.7k
views
0
votes
0
votes
2
answers
3
Shefali
asked
in
Digital Logic
Sep 22, 2015
1,095
views
If the initial stage of mod-11 counter is 0110, then what will be the counting sequence for next 24 clock pulses?
Shefali
asked
in
Digital Logic
Sep 22, 2015
by
Shefali
1.1k
views
digital-counter
1
vote
1
vote
0
answers
4
rahuldb
asked
in
CO and Architecture
Nov 10, 2016
3,446
views
Write the control sequence for the following instructions of a 3-bus cpu organization MUL R2,R3,R4 // R4= R2*R3
rahuldb
asked
in
CO and Architecture
Nov 10, 2016
by
rahuldb
3.4k
views
co-and-architecture
Subscribe to GATE CSE 2024 Test Series
Subscribe to GO Classes for GATE CSE 2024
Quick search syntax
tags
tag:apple
author
user:martin
title
title:apple
content
content:apple
exclude
-tag:apple
force match
+apple
views
views:100
score
score:10
answers
answers:2
is accepted
isaccepted:true
is closed
isclosed:true
Recent Posts
Post GATE 2024 Guidance [Counseling tips and resources]
GATE CSE 2024 Result Responses
[Project Contest] Pytorch backend support for MLCommons Cpp Inference implementation
Participating in MLCommons Inference v4.0 submission (deadline is February 23 12pm IST)
IIITH PGEE 2024 Test Series by GO Classes
Subjects
All categories
General Aptitude
(3.5k)
Engineering Mathematics
(10.4k)
Digital Logic
(3.6k)
Programming and DS
(6.2k)
Algorithms
(4.8k)
Theory of Computation
(6.9k)
Compiler Design
(2.5k)
Operating System
(5.2k)
Databases
(4.8k)
CO and Architecture
(4.0k)
Computer Networks
(4.9k)
Artificial Intelligence
(79)
Machine Learning
(48)
Data Mining and Warehousing
(25)
Non GATE
(1.4k)
Others
(2.7k)
Admissions
(684)
Exam Queries
(1.6k)
Tier 1 Placement Questions
(17)
Job Queries
(80)
Projects
(11)
Unknown Category
(870)
64.3k
questions
77.9k
answers
244k
comments
80.0k
users
Recent Blog Comments
category ?
Hi @Arjun sir, I have obtained a score of 591 in ...
download here
Can you please tell about IIT-H mtech CSE self...
Please add your admission queries here:...
Twitter
WhatsApp
Facebook
Reddit
LinkedIn
Email
Link Copied!
Copy
