Login
Register
@
Dark Mode
Profile
Edit my Profile
Messages
My favorites
Register
Activity
Q&A
Questions
Unanswered
Tags
Subjects
Users
Ask
Previous Years
Blogs
New Blog
Exams
Dark Mode
Recent questions tagged co-and-architecture
0
votes
1
answer
181
Computer Organization and Architecture
Consider two cache organization which are byte addressable.In both cache organization cache size is 64 KB with 32-byte block.The first cache organization is direct mapped while the other is 4-way set associative.Physical address is of size ... latency of OR gate is 1 is.Find sum the latency of the direct mapped organization and set associative organization?
Sourin Kundu
asked
in
CO and Architecture
Jan 27, 2023
by
Sourin Kundu
284
views
co-and-architecture
computer-architecture
0
votes
0
answers
182
COA
Which of the following is/are true for a CPU which does not have any stack pointer registers? A Interrupts are not possible. B All subroutine calls and interrupts are possible. C It cannot have nested subroutines call. D It cannot have subroutine call instruction.
Overflow04
asked
in
CO and Architecture
Jan 24, 2023
by
Overflow04
501
views
co-and-architecture
self-doubt
interrupts
2
votes
1
answer
183
Practice Question Unacademy - Vishvadeep Gothi
Consider a system that supports 2-address, 1-address, and 0-address instructions. The system has 'i' bits instructions and 'a' bits addresses. If there are 'x' 2-address instructions and 'y' 1-address instructions then which of the following is the maximum ... $2 ^ i - 2 ^ a * x - y * 2 ^ a$
bsreevidya
asked
in
CO and Architecture
Jan 22, 2023
by
bsreevidya
450
views
co-and-architecture
machine-instruction
1
vote
0
answers
184
NPTEL Assignment
Question : i. CISC architecture a. Symmetric registers ii. RISC architecture b. Multiple memory references iii. Misalignment c. Condition code register iv. Static data d. Single memory reference Options: i-a,ii-c,iii-b,iv-d i-c,ii-a,iii-b,iv-d i-c,ii-a,iii-b,iv-b i-c,ii-a,iii-d,iv-b
lalitver10
asked
in
CO and Architecture
Jan 12, 2023
by
lalitver10
234
views
nptel-quiz
co-and-architecture
0
votes
1
answer
185
#COA #CacheMemory
What is the default access method of Cache Memory? Simultaneous or Hierarchical?
iamsubhrajit
asked
in
CO and Architecture
Dec 31, 2022
by
iamsubhrajit
403
views
co-and-architecture
cache-memory
0
votes
1
answer
186
Addressing Modes
When we write MOV #1000 , it means we are writing the value 1000 into the accumulator. But when we write MOV 1000 here 1000 refers to address of what ? register or MM ? (knowing that MOV works only between registers).
Aaryan_Sharma
asked
in
CO and Architecture
Dec 30, 2022
by
Aaryan_Sharma
375
views
co-and-architecture
addressing-modes
goclasses
2
votes
0
answers
187
cache miss question
In $T_{Read Avg}$, shouldn’t it be $T_{Read Avg}$ = (10*0.9) + 0.1*(10+100), because it must be checking the cache in case of cache miss too, right?
h4kr
asked
in
CO and Architecture
Dec 27, 2022
by
h4kr
545
views
co-and-architecture
cache-memory
multilevel-cache
2
votes
3
answers
188
Difference b/w cache & TLB
What is the difference b/w cache & TLB? TLB is stored in cache too right? TLB helps in addressing like a faster version of page table while speaking of cache, it directly stores the process page directly right?
h4kr
asked
in
CO and Architecture
Dec 27, 2022
by
h4kr
559
views
computer-architecture
co-and-architecture
0
votes
1
answer
189
PERSONAL DOUBT [PIPELINING]
So I know pipelining has 5 stages: IF, ID, EX, MA, WB. Now the question is if I have a program of few instruction which has both ALU operation and LOAD/store operation in any sequence. So tell me among the 5 stages how many stages will be reqiured for ALU and how many for LOAD/STORE.
DAWID15
asked
in
CO and Architecture
Dec 26, 2022
by
DAWID15
369
views
co-and-architecture
pipelining
0
votes
2
answers
190
Arihant Gate Tutor
If a processor has 32-bit virtual address, 28-bit physical address, 2 kb pages. How many bits are required for the virtual, physical page number? 17, 21 21, 17 6, 10 None The answer given is b. 21, 17
arkaprava_gupta
asked
in
CO and Architecture
Dec 23, 2022
by
arkaprava_gupta
1.5k
views
co-and-architecture
virtual-memory
operating-system
registers
Page:
« prev
1
2
3
4
5
6
7
8
9
10
11
12
...
90
next »
Subscribe to GATE CSE 2024 Test Series
Subscribe to GO Classes for GATE CSE 2024
Quick search syntax
tags
tag:apple
author
user:martin
title
title:apple
content
content:apple
exclude
-tag:apple
force match
+apple
views
views:100
score
score:10
answers
answers:2
is accepted
isaccepted:true
is closed
isclosed:true
Recent Posts
Post GATE 2024 Guidance [Counseling tips and resources]
GATE CSE 2024 Result Responses
[Project Contest] Pytorch backend support for MLCommons Cpp Inference implementation
Participating in MLCommons Inference v4.0 submission (deadline is February 23 12pm IST)
IIITH PGEE 2024 Test Series by GO Classes
Subjects
All categories
General Aptitude
(3.5k)
Engineering Mathematics
(10.4k)
Digital Logic
(3.6k)
Programming and DS
(6.2k)
Algorithms
(4.8k)
Theory of Computation
(6.9k)
Compiler Design
(2.5k)
Operating System
(5.2k)
Databases
(4.8k)
CO and Architecture
(4.0k)
Computer Networks
(4.9k)
Artificial Intelligence
(79)
Machine Learning
(48)
Data Mining and Warehousing
(25)
Non GATE
(1.4k)
Others
(2.7k)
Admissions
(684)
Exam Queries
(1.6k)
Tier 1 Placement Questions
(17)
Job Queries
(80)
Projects
(11)
Unknown Category
(870)
64.3k
questions
77.9k
answers
244k
comments
80.0k
users
Recent questions tagged co-and-architecture
Recent Blog Comments
category ?
Hi @Arjun sir, I have obtained a score of 591 in ...
download here
Can you please tell about IIT-H mtech CSE self...
Please add your admission queries here:...