Login
Register
@
Dark Mode
Profile
Edit my Profile
Messages
My favorites
Register
Activity
Q&A
Questions
Unanswered
Tags
Subjects
Users
Ask
Previous Years
Blogs
New Blog
Exams
Dark Mode
Cache
junaid ahmad
asked
in
CO and Architecture
Dec 18, 2017
316
views
0
votes
0
votes
Consider a architecture where we have one level of cache and X is the clock rate,now on a same architecture if clock rate becomes 2X.
what are the affect on these things:
a)miss penalty
b)cycles per cache
c)CPI
and what will be the speed up ?
cache-memory
co-and-architecture
junaid ahmad
asked
in
CO and Architecture
Dec 18, 2017
by
junaid ahmad
316
views
answer
comment
Follow
share this
share
3 Comments
by
Ashwin Kulkarni
commented
Dec 18, 2017
edited
Dec 18, 2017
by
Ashwin Kulkarni
reply
Follow
share this
By increasing Clock rate
Cycles will be increased, time will be decreased, CPI will be increased, Throughput will be increased, miss penalty will be increase, Speedup will be decreased.
Is it correct?
0
0
by
junaid ahmad
commented
Dec 18, 2017
reply
Follow
share this
Give some reasoning
0
0
by
Ashwin Kulkarni
commented
Dec 18, 2017
reply
Follow
share this
I am thinking this way,
1) Clock rate is frequency which is inversely proportional to time (Clock rate increases, time decreases)
2) Clock rate is cycles/seconds, Hence increase in Clock rate will increase cycles.
3) By taking CPU time constant then clock time will be inversely prop CPI. (T = IC * CPI * Clock time)
4) CPI increase then miss penalty increase.
0
0
Please
log in
or
register
to add a comment.
Please
log in
or
register
to answer this question.
0
Answers
← Previous
Next →
← Previous in category
Next in category →
No related questions found
Subscribe to GATE CSE 2024 Test Series
Subscribe to GO Classes for GATE CSE 2024
Quick search syntax
tags
tag:apple
author
user:martin
title
title:apple
content
content:apple
exclude
-tag:apple
force match
+apple
views
views:100
score
score:10
answers
answers:2
is accepted
isaccepted:true
is closed
isclosed:true
Recent Posts
Post GATE 2024 Guidance [Counseling tips and resources]
GATE CSE 2024 Result Responses
[Project Contest] Pytorch backend support for MLCommons Cpp Inference implementation
Participating in MLCommons Inference v4.0 submission (deadline is February 23 12pm IST)
IIITH PGEE 2024 Test Series by GO Classes
Subjects
All categories
General Aptitude
(3.5k)
Engineering Mathematics
(10.4k)
Digital Logic
(3.6k)
Programming and DS
(6.2k)
Algorithms
(4.8k)
Theory of Computation
(6.9k)
Compiler Design
(2.5k)
Operating System
(5.2k)
Databases
(4.8k)
CO and Architecture
(4.0k)
Computer Networks
(4.9k)
Artificial Intelligence
(79)
Machine Learning
(48)
Data Mining and Warehousing
(25)
Non GATE
(1.4k)
Others
(2.7k)
Admissions
(684)
Exam Queries
(1.6k)
Tier 1 Placement Questions
(17)
Job Queries
(80)
Projects
(11)
Unknown Category
(870)
64.3k
questions
77.9k
answers
244k
comments
80.0k
users
Recent Blog Comments
category ?
Hi @Arjun sir, I have obtained a score of 591 in ...
download here
Can you please tell about IIT-H mtech CSE self...
Please add your admission queries here:...
Twitter
WhatsApp
Facebook
Reddit
LinkedIn
Email
Link Copied!
Copy