in CO and Architecture retagged by
416 views
0 votes
0 votes

True or False:In a uniform delay pipeline stage the execution time of a single instruction is equal to the time for execution of the instruction in non pipelined manner.


Shouldn’t it be false as thought each stage has uniform delay there would be additional buffer delay after each stage of the pipeline so shouldnt it be that it is not equal i.e it is more????

in CO and Architecture retagged by
416 views

2 Comments

Yes, the statement is false unless it's given that the buffer latency is zero.
0
0
ya... I also thought that only but they have given it as true..
0
0

Please log in or register to answer this question.

Related questions