Login
Register
@
Dark Mode
Profile
Edit my Profile
Messages
My favorites
Register
Activity
Q&A
Questions
Unanswered
Tags
Subjects
Users
Ask
Previous Years
Blogs
New Blog
Exams
Dark Mode
Morris Mano Edition 3 Exercise 9 Question 10 (Page No. 394)
ajaysoni1924
asked
in
Digital Logic
Apr 8, 2019
358
views
1
vote
1
vote
Implement the circuit with defined below with NOR SR latch.
an asynchronous circuit is described by the following excitation and output functions:
$Y = x _1x _2’ + (x _1 + x _2’)y$
$z = y$
digital-logic
morris-mano
sequential-circuit
synchronous-asynchronous-circuits
latch
ajaysoni1924
asked
in
Digital Logic
Apr 8, 2019
by
ajaysoni1924
358
views
answer
comment
Follow
share this
share
0 Comments
Please
log in
or
register
to add a comment.
Please
log in
or
register
to answer this question.
0
Answers
← Previous
Next →
← Previous in category
Next in category →
Related questions
0
votes
0
votes
0
answers
1
ajaysoni1924
asked
in
Digital Logic
Apr 8, 2019
517
views
Morris Mano Edition 3 Exercise 9 Question 11 (Page No. 394)
Implement the circuit defined below with NAND SR latch. An asynchronous sequential circuit has two internal states and one output. The excitation and output functions describing the circuit are as follows. $Y _1 = x _1x _2 + x _1y _2’ + x _2’y _1$ $Y _2 = x _2 + x _1y _1’y _2 + x _1’y _1$ $z = x _2 + y _1$
ajaysoni1924
asked
in
Digital Logic
Apr 8, 2019
by
ajaysoni1924
517
views
digital-logic
morris-mano
sequential-circuit
synchronous-asynchronous-circuits
latch
0
votes
0
votes
0
answers
2
ajaysoni1924
asked
in
Digital Logic
Apr 7, 2019
913
views
Morris Mano Edition 3 Exercise 9 Question 9 (Page No. 394)
For the asynchronous sequential circuit shown in the figure: Derive the boolean functions for the outputs of two SR latches $Y _1 and Y _2$. Note that the S input of the second latch is $x _1’y _1’$. Derive the transition table and output map of the circuit.
ajaysoni1924
asked
in
Digital Logic
Apr 7, 2019
by
ajaysoni1924
913
views
digital-logic
morris-mano
sequential-circuit
synchronous-asynchronous-circuits
latch
flip-flop
4
votes
4
votes
0
answers
3
ajaysoni1924
asked
in
Digital Logic
Apr 8, 2019
1,652
views
Morris Mano Edition 3 Exercise 9 Question 14 (Page No. 394)
It is necessary to design an asynchronous sequential circuit with two inputs, $x _1 and x _2$, and one output $z$. Initially, both input and output are zero. when $x _1 and x _2$ becomes 1, z becomes 1. when the ... for the circuit and show that it can be reduced to the flow table shown in the figure complete the design of the circuit.
ajaysoni1924
asked
in
Digital Logic
Apr 8, 2019
by
ajaysoni1924
1.7k
views
digital-logic
morris-mano
sequential-circuit
synchronous-asynchronous-circuits
2
votes
2
votes
0
answers
4
ajaysoni1924
asked
in
Digital Logic
Apr 8, 2019
1,142
views
Morris Mano Edition 3 Exercise 9 Question 13,25 (Page No. 394)
A traffic light is installed at the junction of the railroad and a road. The traffic light is controlled by two switches in the rails placed one mile apart on either side of the junction. A switch is turned on when a ... circuit. show that the flow table can be reduced to four rows Complete the circuit specified in the above problem.
ajaysoni1924
asked
in
Digital Logic
Apr 8, 2019
by
ajaysoni1924
1.1k
views
digital-logic
morris-mano
sequential-circuit
synchronous-asynchronous-circuits
Subscribe to GATE CSE 2024 Test Series
Subscribe to GO Classes for GATE CSE 2024
Quick search syntax
tags
tag:apple
author
user:martin
title
title:apple
content
content:apple
exclude
-tag:apple
force match
+apple
views
views:100
score
score:10
answers
answers:2
is accepted
isaccepted:true
is closed
isclosed:true
Recent Posts
Post GATE 2024 Guidance [Counseling tips and resources]
GATE CSE 2024 Result Responses
[Project Contest] Pytorch backend support for MLCommons Cpp Inference implementation
Participating in MLCommons Inference v4.0 submission (deadline is February 23 12pm IST)
IIITH PGEE 2024 Test Series by GO Classes
Subjects
All categories
General Aptitude
(3.5k)
Engineering Mathematics
(10.4k)
Digital Logic
(3.6k)
Programming and DS
(6.2k)
Algorithms
(4.8k)
Theory of Computation
(6.9k)
Compiler Design
(2.5k)
Operating System
(5.2k)
Databases
(4.8k)
CO and Architecture
(4.0k)
Computer Networks
(4.9k)
Artificial Intelligence
(79)
Machine Learning
(48)
Data Mining and Warehousing
(25)
Non GATE
(1.4k)
Others
(2.7k)
Admissions
(684)
Exam Queries
(1.6k)
Tier 1 Placement Questions
(17)
Job Queries
(80)
Projects
(11)
Unknown Category
(870)
64.3k
questions
77.9k
answers
244k
comments
80.0k
users
Recent Blog Comments
category ?
Hi @Arjun sir, I have obtained a score of 591 in ...
download here
Can you please tell about IIT-H mtech CSE self...
Please add your admission queries here:...
Twitter
WhatsApp
Facebook
Reddit
LinkedIn
Email
Link Copied!
Copy