Login
Register
@
Dark Mode
Profile
Edit my Profile
Messages
My favorites
Register
Activity
Q&A
Questions
Unanswered
Tags
Subjects
Users
Ask
Previous Years
Blogs
New Blog
Exams
Dark Mode
Morris Mano Edition 3 Exercise 5 Question 10 (Page No. 198)
ajaysoni1924
asked
in
Digital Logic
Apr 3, 2019
1,995
views
0
votes
0
votes
Design a combinational Circuit that generates the 9’s complement of a BCD digit.?
digital-logic
morris-mano
combinational-circuit
ajaysoni1924
asked
in
Digital Logic
Apr 3, 2019
by
ajaysoni1924
2.0k
views
answer
comment
Follow
share this
share
0 Comments
Please
log in
or
register
to add a comment.
Please
log in
or
register
to answer this question.
1
Answer
0
votes
0
votes
............
abhishekmehta4u
answered
Apr 3, 2019
by
abhishekmehta4u
comment
Follow
share this
0 Comments
Please
log in
or
register
to add a comment.
← Previous
Next →
← Previous in category
Next in category →
Related questions
0
votes
0
votes
0
answers
1
ajaysoni1924
asked
in
Digital Logic
Apr 3, 2019
418
views
Morris Mano Edition 3 Exercise 5 Question 11 (Page No. 198)
Construct a 4-digit BCD adder-subtractor using 4 BCD adders. Use the Block diagram for each component, showing only inputs and outputs.
ajaysoni1924
asked
in
Digital Logic
Apr 3, 2019
by
ajaysoni1924
418
views
digital-logic
morris-mano
combinational-circuit
adder
0
votes
0
votes
1
answer
2
ajaysoni1924
asked
in
Digital Logic
Apr 3, 2019
621
views
Morris Mano Edition 3 Exercise 5 Question 9 (Page No. 198)
How many Unused Combinations are there in BCD adder?
ajaysoni1924
asked
in
Digital Logic
Apr 3, 2019
by
ajaysoni1924
621
views
digital-logic
morris-mano
combinational-circuit
adder
0
votes
0
votes
0
answers
3
ajaysoni1924
asked
in
Digital Logic
Apr 3, 2019
550
views
Morris Mano Edition 3 Exercise 5 Question 8 (Page No. 198)
Derive the two-level Boolean expression for the output carry $C _5$ shown in the look-ahead carry generator of the figure
ajaysoni1924
asked
in
Digital Logic
Apr 3, 2019
by
ajaysoni1924
550
views
digital-logic
morris-mano
combinational-circuit
adder
1
vote
1
vote
3
answers
4
ajaysoni1924
asked
in
Digital Logic
Apr 3, 2019
5,360
views
Morris Mano Edition 3 Exercise 5 Question 6 (Page No. 198)
Assume that the EXCLUSIVE-OR gate has a propagation delay of 20ns and that the AND and OR gates have a Propagation delay of 10ns. What is the total Propagation delay time in the four-bit adder of the figure given below?
ajaysoni1924
asked
in
Digital Logic
Apr 3, 2019
by
ajaysoni1924
5.4k
views
digital-logic
morris-mano
combinational-circuit
adder
Subscribe to GATE CSE 2024 Test Series
Subscribe to GO Classes for GATE CSE 2024
Quick search syntax
tags
tag:apple
author
user:martin
title
title:apple
content
content:apple
exclude
-tag:apple
force match
+apple
views
views:100
score
score:10
answers
answers:2
is accepted
isaccepted:true
is closed
isclosed:true
Recent Posts
Post GATE 2024 Guidance [Counseling tips and resources]
GATE CSE 2024 Result Responses
[Project Contest] Pytorch backend support for MLCommons Cpp Inference implementation
Participating in MLCommons Inference v4.0 submission (deadline is February 23 12pm IST)
IIITH PGEE 2024 Test Series by GO Classes
Subjects
All categories
General Aptitude
(3.5k)
Engineering Mathematics
(10.4k)
Digital Logic
(3.6k)
Programming and DS
(6.2k)
Algorithms
(4.8k)
Theory of Computation
(6.9k)
Compiler Design
(2.5k)
Operating System
(5.2k)
Databases
(4.8k)
CO and Architecture
(4.0k)
Computer Networks
(4.9k)
Artificial Intelligence
(79)
Machine Learning
(48)
Data Mining and Warehousing
(25)
Non GATE
(1.4k)
Others
(2.7k)
Admissions
(684)
Exam Queries
(1.6k)
Tier 1 Placement Questions
(17)
Job Queries
(80)
Projects
(11)
Unknown Category
(870)
64.3k
questions
77.9k
answers
244k
comments
80.0k
users
Recent Blog Comments
category ?
Hi @Arjun sir, I have obtained a score of 591 in ...
download here
Can you please tell about IIT-H mtech CSE self...
Please add your admission queries here:...
Twitter
WhatsApp
Facebook
Reddit
LinkedIn
Email
Link Copied!
Copy
