Login
Register
@
Dark Mode
Profile
Edit my Profile
Messages
My favorites
Register
Activity
Q&A
Questions
Unanswered
Tags
Subjects
Users
Ask
Previous Years
Blogs
New Blog
Exams
Dark Mode
Slides
A Simple Illustration
Cache Memory
Recent questions tagged cache-memory
0
votes
0
answers
91
Best Open Video Playlist for Cache Memory Topic | CO & A
Please list out the best free available video playlist for Cache memory from CO & A as an answer here (only one playlist per answer). We'll then select the best playlist and add to GO classroom video lists. You can add ... ) but standard ones are more likely to be selected as best. For the full list of selected videos please see here
makhdoom ghaya
asked
in
Study Resources
Aug 16, 2022
by
makhdoom ghaya
147
views
go-classroom
video-links
missing-videos
free-videos
cache-memory
0
votes
0
answers
92
cache memory
Consider a cache organization employing a line of 64B and main memory that requires 40ns to transfer a 2B word. What is the minimum average number of times a cache line must be made dirty for write-back policy to be more efficient than write though policy, for any line which is written at-least-once
kathan Mistry
asked
in
CO and Architecture
Aug 9, 2022
by
kathan Mistry
335
views
co-and-architecture
cache-memory
numerical-answers
0
votes
0
answers
93
#conflict misses
Fully associative cache yields no conflict misses?? Or yields very very very very less conflict misses
Subbu.
asked
in
CO and Architecture
Jul 24, 2022
by
Subbu.
557
views
co-and-architecture
cache-memory
0
votes
0
answers
94
online lectures
A CPU has a cache of 64 bytes. The main memory has K-banks, each bank can store C-bytes of data. The consecutive C' byte chunks are mapped to consecutive banks with wrap around manner , all K-banks can accessed in parallel. However the two accesses for ... and this takes (k/2)ns. Latency of each addressing bank is 80ns. How much time is required to transfer initial block of cache,
JAINchiNMay
asked
in
CO and Architecture
Jul 24, 2022
by
JAINchiNMay
310
views
memory-interleaving
cache-memory
computer-organisation
0
votes
0
answers
95
#MemoryAccess
What is the difference between hit time and access time ? What is the difference between access time and transfer time? In avg memory access.. Does access time includes transfer time ,that means access time =memory latency + transfer time??… Note: Transferring about mm to cache .. don't include disk acces and transfer time..
Subbu.
asked
in
CO and Architecture
Jul 23, 2022
by
Subbu.
210
views
co-and-architecture
cache-memory
0
votes
0
answers
96
Quantify the effect on performance that result from the use of a cache in the case of a program that has a total of 500
Anshul kumar singh
asked
in
CO and Architecture
Jul 18, 2022
by
Anshul kumar singh
649
views
co-and-architecture
carl-hamacher
cache-memory
21
votes
1
answer
97
GATE CSE 2022 | Question: 14
Let $\text{WB}$ and $\text{WT}$ be two set associative cache organizations that use $\text{LRU}$ algorithm for cache block replacement. $\text{WB}$ is a write back cache and $\text{WT}$ ... cache to main memory. A read miss in $\text{WB}$ will never lead to eviction of a dirty block from $\text{WB}.$
Arjun
asked
in
CO and Architecture
Feb 15, 2022
by
Arjun
7.7k
views
gatecse-2022
co-and-architecture
cache-memory
multiple-selects
1-mark
13
votes
2
answers
98
GATE CSE 2022 | Question: 23
A cache memory that has a hit rate of $0.8$ has an access latency $10 \; \text{ns}$ and miss penalty $100 \; \text{ns}.$ An optimization is done on the cache to reduce the miss rate. However, the optimization results ... (rounded off to two decimal places) needed after the optimization such that it should not increase the average memory access time is _______________.
Arjun
asked
in
CO and Architecture
Feb 15, 2022
by
Arjun
8.9k
views
gatecse-2022
numerical-answers
co-and-architecture
cache-memory
1-mark
2
votes
1
answer
99
Made Easy Test Series
Consider a fully associative cache with 6 cache blocks (0 to 5) and the following sequence of memory block requests: 5, 4, 29, 18, 21, 7, 25, 18, 16, 35, 45, 22, 7, 19 If LRU replacement policy is used, which cache block is used for memory block 19? Assume initially 6 blocks are placed in a cache according to lexicographic order of cache index.
LRU
asked
in
CO and Architecture
Jan 20, 2022
by
LRU
534
views
made-easy-test-series
computer-architecture
cache-memory
5
votes
3
answers
100
Made Easy Test Series
Consider the following statements: S1 : Direct mapped caches do not need a cache block replacement policy, whereas fully associative cache need. S2 : Direct mapped cache, may produce more misses if programs refers to memory words that occupy a same tag value. Which of the following options is correct?
LRU
asked
in
CO and Architecture
Jan 20, 2022
by
LRU
763
views
made-easy-test-series
computer-architecture
cache-memory
0
votes
3
answers
101
Appllied Gate Test Series
A hierarchical memory system that uses cache memory has cache access time of 80 nanoseconds, main memory access time of 200 nanoseconds, 85% of memory requests are for read, hit ratio of 0.9 for read access and the write-through scheme is used. What will be the average access time of the system both for read and write requests ?
Sagar475
asked
in
CO and Architecture
Jan 16, 2022
by
Sagar475
1.0k
views
co-and-architecture
cache-memory
write-through
1
vote
0
answers
102
Applied Test Series
Consider a memory system that uses a 32-bit address to address at the byte level, plus a cache that uses a 64-byte line size. Assume a four-way set-associative cache with a tag field in the address of 9 bits. The total number of cache lines/ blocks in the cache are_____
LRU
asked
in
CO and Architecture
Jan 14, 2022
by
LRU
360
views
test-series
computer-architecture
cache-memory
0
votes
1
answer
103
Testbook test series
Can anyone please solve this?
Shoto
asked
in
CO and Architecture
Jan 14, 2022
by
Shoto
432
views
testbook-test-series
computer-architecture
cache-memory
1
vote
1
answer
104
APPLIED ROOTS Multisubject test
Consider a 32-bit microprocessor that has an on-chip 16-KByte four-way set-associative cache. Assume that the cache has a line size of four 32-bit words.Where in the cache (Set number in decimal) is the word from memory location ABCDE888 mapped?
samir757
asked
in
CO and Architecture
Dec 23, 2021
by
samir757
456
views
computer-architecture
cache-memory
0
votes
2
answers
105
Testbook Test Series
In designing a computer’s cache system,
rsansiya111
asked
in
CO and Architecture
Dec 23, 2021
by
rsansiya111
390
views
testbook-test-series
co-and-architecture
cache-memory
3
votes
1
answer
106
NPTEL Assignment
Consider a direct-mapped cache with 64 blocks and a block size of 16 bytes. Byte address 1200 will map to block number ………… of the cache.
LRU
asked
in
CO and Architecture
Dec 4, 2021
by
LRU
1.1k
views
nptel-quiz
co-and-architecture
cache-memory
1
vote
1
answer
107
Applied Test Series
The cache takes 2 cycles to access and has a 5% miss rate, main memory takes 100 cycles to access and has an 8% miss rate, and the disk takes 10,000 cycles to access. The average memory access time for a given system is____ (in cycles)
LRU
asked
in
CO and Architecture
Dec 4, 2021
by
LRU
367
views
test-series
computer-architecture
cache-memory
1
vote
1
answer
108
Applied Test Series
A cache memory system with capacity of N words and block size of B words is to be designed. If it is designed as a direct mapped cache, the length of the TAG field is 14 bits. If it is designed as a 4-way set associative cache, the length of the TAG field will be ………… bits.
LRU
asked
in
CO and Architecture
Dec 4, 2021
by
LRU
402
views
test-series
co-and-architecture
cache-memory
1
vote
1
answer
109
Applied Test Series
Consider a machine with a byte addressable main memory of 216 bytes and block size of 8 bytes. Assume that a 2-way associative cache consisting of 32 lines is used with this machine. A 16-bit memory address divided into tag, set number, and byte ... sequence of addresses the number of misses are____ 0001 0001 0001 1011 1100 0011 0011 0100 1101 0000 0001 1101 1010 1010 1010 1010
LRU
asked
in
CO and Architecture
Dec 4, 2021
by
LRU
687
views
test-series
co-and-architecture
cache-memory
0
votes
1
answer
110
testseries
Direct mapped cache, may produce more misses if programs refers to memory words that occupy a same tag value?? is this statement is correct or not??? give a reason??
Abhishek tarpara
asked
in
CO and Architecture
Dec 1, 2021
by
Abhishek tarpara
204
views
cache-memory
test-series
co-and-architecture
made-easy-test-series
0
votes
0
answers
111
Associative Cache Memory
An eight-way set-associative cache is used in a computer in which the real memory size is 232 bytes. The line size is 16 bytes, and there are 210 lines per set. Calculate the cache size and tag length. Source
Jasmeet Kaur
asked
in
CO and Architecture
Nov 27, 2021
by
Jasmeet Kaur
520
views
co-and-architecture
cache-memory
2
votes
2
answers
112
Applied Test Series
Consider the following memories with their miss rates and hit times Then the average memory access time is ______ (in ns)
LRU
asked
in
CO and Architecture
Nov 5, 2021
by
LRU
527
views
test-series
co-and-architecture
cache-memory
effective-memory-access
3
votes
1
answer
113
Applied Test Series
Consider a memory system that uses a 32-bit address to address at the byte level, plus a cache that uses a 64-byte line size. Assume a four-way set-associative cache with a tag field in the address of 9 bits. The total number of cache lines/ blocks in the cache are_____
LRU
asked
in
CO and Architecture
Oct 8, 2021
by
LRU
889
views
test-series
co-and-architecture
cache-memory
18
votes
4
answers
114
GATE CSE 2021 Set 2 | Question: 19
Consider a set-associative cache of size $\text{2KB (1KB} =2^{10}$ bytes$\text{)}$ with cache block size of $64$ bytes. Assume that the cache is byte-addressable and a $32$ -bit address is used for accessing the cache. If the width of the tag field is $22$ bits, the associativity of the cache is _________
Arjun
asked
in
CO and Architecture
Feb 18, 2021
by
Arjun
7.1k
views
gatecse-2021-set2
numerical-answers
co-and-architecture
cache-memory
1-mark
18
votes
2
answers
115
GATE CSE 2021 Set 2 | Question: 27
Assume a two-level inclusive cache hierarchy, $L1$ and $L2$, where $L2$ is the larger of the two. Consider the following statements. $S_1$: Read misses in a write through $L1$ cache do not result in writebacks of dirty lines to the $L2$ $S_2$: Write ... false $S_1$ is false and $S_2$ is true $S_1$ is true and $S_2$ is true $S_1$ is false and $S_2$ is false
Arjun
asked
in
CO and Architecture
Feb 18, 2021
by
Arjun
8.0k
views
gatecse-2021-set2
co-and-architecture
cache-memory
2-marks
3
votes
4
answers
116
GATE CSE 2021 Set 1 | Question: 22
Consider a computer system with a byte-addressable primary memory of size $2^{32}$ bytes. Assume the computer system has a direct-mapped cache of size $\text{32 KB}$ ($\text{1 KB}$ = $2^{10}$ bytes), and each cache block is of size $64$ bytes. The size of the tag field is __________ bits.
Arjun
asked
in
CO and Architecture
Feb 18, 2021
by
Arjun
5.3k
views
gatecse-2021-set1
co-and-architecture
cache-memory
numerical-answers
1-mark
Page:
« prev
1
2
3
4
5
6
7
8
9
...
25
next »
Subscribe to GATE CSE 2024 Test Series
Subscribe to GO Classes for GATE CSE 2024
Quick search syntax
tags
tag:apple
author
user:martin
title
title:apple
content
content:apple
exclude
-tag:apple
force match
+apple
views
views:100
score
score:10
answers
answers:2
is accepted
isaccepted:true
is closed
isclosed:true
Recent Posts
Post GATE 2024 Guidance [Counseling tips and resources]
GATE CSE 2024 Result Responses
[Project Contest] Pytorch backend support for MLCommons Cpp Inference implementation
Participating in MLCommons Inference v4.0 submission (deadline is February 23 12pm IST)
IIITH PGEE 2024 Test Series by GO Classes
Subjects
All categories
General Aptitude
(3.5k)
Engineering Mathematics
(10.4k)
Digital Logic
(3.6k)
Programming and DS
(6.2k)
Algorithms
(4.8k)
Theory of Computation
(6.9k)
Compiler Design
(2.5k)
Operating System
(5.2k)
Databases
(4.8k)
CO and Architecture
(4.0k)
Computer Networks
(4.9k)
Artificial Intelligence
(79)
Machine Learning
(48)
Data Mining and Warehousing
(25)
Non GATE
(1.4k)
Others
(2.7k)
Admissions
(684)
Exam Queries
(1.6k)
Tier 1 Placement Questions
(17)
Job Queries
(80)
Projects
(11)
Unknown Category
(870)
64.3k
questions
77.9k
answers
244k
comments
80.0k
users
Recent questions tagged cache-memory
Recent Blog Comments
category ?
Hi @Arjun sir, I have obtained a score of 591 in ...
download here
Can you please tell about IIT-H mtech CSE self...
Please add your admission queries here:...